


| RevNo | Revision note | Date | Initials | Checked |
|-------|--|-----------|----------|---------|
| 1.0 | Created schematic | 5/07/2016 | M.H | |
| 1.1 | Removed one LED decoder and replaced five decoders with BJTs | 6/08/2016 | M.H | |
| 1.2 | Added user clock interface | 7/09/2016 | M.H | |
| | | | | |
| | | | | |
| | | | | |


| Title | | |
|-------------------------------|--------------|--------------------|
| Sequential Logic Clock | | |
| Size | Number | Rev |
| A3 | EBESS-002-01 | 1.2 |
| Date 5/07/2016 | | Drawn by M.Herbert |
| Filename clock_schematics.dch | | Sheet 1 of 4 |

| RevNo | Revision note | Date | Initials | Checked |
|-------|--|-----------|----------|---------|
| 1.0 | Created schematic | 7/07/2016 | M.H | |
| 1.1 | Removed one LED decoder and replaced five decoders with BJTs | 6/08/2016 | M.H | |
| 1.2 | Fixed PM bug | 7/09/2016 | M.H | |
| | | | | |
| | | | | |
| | | | | |


D Flip Flops




Second OR Gate




Power Rails



Seven Seg Displays



| Title | | |
|-------------------------------|--------------|--------------------|
| Sequential Logic Clock | | |
| Size | Number | Rev |
| A3 | EBESS-002-02 | 1.2 |
| Date 7/07/2016 | | Drawn by M.Herbert |
| Filename clock_schematics.dch | | Sheet 2 of 4 |



| RevNo | Revision note | Date | Initials | Checked |
|-------|--|-----------|----------|---------|
| 1.0 | Created schematic | 8/07/2016 | M.H | |
| 1.1 | Removed one LED decoder and replaced five decoders with BJTs | 6/08/2016 | M.H | |
| 1.2 | Changed emitter LED | 7/09/2016 | M.H | |
| | | | | |
| | | | | |

| Title | | |
|-------------------------------|--------------|--------------------|
| Sequential Logic Clock | | |
| Size | Number | Rev |
| A3 | EBESS-002-03 | 1.2 |
| Date 6/08/2016 | | Drawn by M.Herbert |
| Filename clock_schematics.dch | | Sheet 3 of 4 |

